

Session 7.7

Field Configurable System-on-Chip: Device Architecture



Danesh Tavana
(danesh@triscend.com)

Steven K. Knapp
(sknapp@triscend.com)

Agenda

q **Industry Trends**

q **The Next Logical Step: A Configurable System-on-Chip**

q **Technical Challenges**

- System communication, device structure
- Debugging
- Maintaining hardware/software design flows

q **Summary/Questions**


Industry Trends

- q **Advanced process technologies enable cost-effective system-on-a-chip designs and multi-million-gate FPGAs**
- q **ASIC/FPGA densities now outstrip the capabilities to easily verify a design**
- q **Adaptability is a desirable attribute**
- q **Integrating system logic (memory, CPU) is expensive in FPGA logic**

Configurable System-on-Chip (CSoC)

- q Pre-verified, configurable system--integrated on a single chip
- q Leverages standard logic design and processor development tools
- q Leverages the design advantages of both processors and programmable logic
- q Fast time-to-market for embedded systems
- q System-on-a-chip for the masses


E5 Configurable System-on-Chip



CSoC Technical Challenges

- q **Communication between the system and programmable logic functions**
 - **Connecting to the data and address bus**
 - **Decoding/controlling bus transactions**
 - **Register intimacy**
 - **Debugging a system with both processor and programmable logic**
- q **Maintain standard development flows**
 - **Leverage available compilers, debuggers**
 - **Leverage existing logic design tools**

Two-Chip Solution: CPU+FPGA



Issues between devices


- Many pins, even for basic 8-bit interface
- Delay in critical path
- Extra power consumption, EMI

Distributing address/data on-chip

- Uses programmable interconnect
- More critical path delay
- Variable delays in some architectures
- Bidirectional data


CSI Bus Socket

(Configurable System Interconnect)




- q Distributes bus signals to embedded programmable logic
- q No I/O required
- q Predictable, synchronous timing
- q Forward compatible with future device families
- q Contention-free bussing
- q Wait-state control
- q DMA access
- q Integrated debugging

Selector (Address Decoder)



q Fast address decoding


- Any address range
- Access type
 - Code
 - Data
- Special Function Register (SFR)



q Decode delay is constant (less than 5 ns after clock)


Device	Selectors
TE502	16
TE505	32
TE512	72
TE520	128
TE532	200

CSL Logic Structure



- **CSL** = Configurable System Logic
- **CSI** = Configurable System Interconnect

CSL Cell Structure




CSL Cell = LUT+FF

q CSL cell perform various functions


- Logic
- Arithmetic
- Memory
- Bus
- Sequential

q Intimate connection to the CSI system bus

Configurable System-on-Chip Debugging Capabilities



For More Information



The image shows a navigation graphic for the Triscend website. It features a blue background with a white arc and a person in a white shirt and tie looking up. The Triscend logo is in the top right. The main title is 'The Configurable Processor'. A central image of a processor chip has four labels: 'Industry Standard Processor', 'Programmable Logic', 'Dedicated Bus', and 'Memory'. On the left, a vertical list of navigation links includes 'About Triscend', 'Products', 'Sales and Support', 'Learning Center', 'Contact Us', and 'Site Map'. On the right, a 'What's New' section contains two bullet points: 'Announcing the Triscend Configurable Processor' and 'Visit Triscend at the Embedded Systems Conference 11/3-11/5 in San Jose'.

Triscend

The Configurable Processor


Industry Standard Processor
Programmable Logic
Dedicated Bus
Memory

What's New


- Announcing the [Triscend Configurable Processor](#)
- Visit Triscend at the Embedded Systems Conference 11/3-11/5 in San Jose

About Triscend
Products
Sales and Support
Learning Center
Contact Us
Site Map

Programmable I/O (PIO)



Comparing Logic Capacity



- Triscend CSL cell = 1 LUT4+FF pair
- Xilinx CLB = 2 LUT4+FF pair

- Altera FLEX LE = 1 LUT4+FF pair
- Atmel logic cell = 1 LUT4+FF pair