

Class 413

Rapidly Developing Embedded Systems Using Configurable Processors

Steven Knapp
(sknapp@triscend.com)

Triscend Corporation
www.triscend.com

(Booth 160)



Agenda

- **What is a Configurable Processor?**
- **Configurable Processors architectures**
- **Building custom peripherals**
- **Hardware/software trade-offs, algorithmic acceleration**
- **Comparing the alternatives**
- **Configurable Processor technical challenges**
 - **Communication**
 - **Software development environment**
 - **Debugging**
- **Summary**

Terminology Used in this Session

- **Configurable Processor**
 - Embedded processor core
 - Programmable logic to build peripherals
 - Dedicated System Bus
 - On-chip memory
- **User-Definable Processor**
 - Parameterized or changeable processor hardware description
 - Typically synthesizable from VHDL/Verilog
 - Usually targeted to ASIC or system-on-a-chip
 - Examples: ARC, Tensilica, etc.

Trends Toward the Configurable Processor

- **Decreasing Time-to-Market**

- Fast iterations
- Fast in-system, real-time debugging
- Fast component availability

- **More Adaptability**



- During design and debug
- In the field or in the application

- **Higher Performance**


- Match the architecture to the problem
- Fast response to real-time events
- Parallel operations

- **Increased Differentiation**

- **Ever-improving Process Technology**




Toward a Configurable Processor



What Is a Configurable Processor?


- Industry-standard processor
- Dedicated bus
- Programmable Logic
 - Soft peripherals
 - User-defined functions
 - Hardware acceleration
- On-Chip Memory




Configurable Processors

Vendor/ Family	Processor	Status	Dedicated Resources	Programmable Resources	Embedded Bus Structure
Triscend/ E5	8032 "Turbo"	Sampling	2-channel DMA 8K-64K bytes RAM Hardware debug JTAG	Triscend Coarse-grained, bus oriented	8-bit Data 32-bit Address
Triscend	ARM 7TDMI	In Development		Triscend Coarse-grained, bus oriented	32-bit Data 32-bit Address
Motorola/ CORE+	ColdFire	Cancelled	2-channel DMA 3K bytes RAM DRAM controller Hardware debug	Motorola MPA Fine-grained	Multiple busses Unknown format
National/ NAPA 1000	Compact- RISC	In Development	16K RAM 8x256 RAM Timer JTAG debugger	Concurrent Fine-grained	
Siemens	TriCore	Plans Announced		Gatefield Fine-grained	
Atmel	?	Plans Announced		Atmel AT40K Coarse-grained	
SIDSA/ FIPSOC	8031	Sampling?	Programmable analog	SIDSA Coarse-grained	None, Memory- mapped


Motorola CORE+



National NAPA



Triscend E5 Configurable Processor



Configurable Processor Applications

- **Custom Peripheral Set**
 - Practically any digital function
 - Matched specifically to the application
 - Derivative on demand
- **Hardware Acceleration**
 - Algorithms in hardware
 - Handling odd-size math
 - Faster real-time response
 - Multiple operations in parallel
 - Bit manipulation

Custom Peripherals (Hardware/Software Trade-Offs)

- **Software Solution** (μs to ms)
 - Slow peripherals (serial ports, etc.)
 - Limited by CPU performance (Scenix, Teragen)
 - Easy to modify
 - Cheap, re-use existing silicon
- **Hardware Solution** (ns to μs)
 - Standard derivative (no differentiation)
 - CPU + ASIC/FPGA (difficult to modify)
 - Configurable Processor (easy to modify)
 - Additional silicon/cost

Example: SPI Interface

- Find a processor derivative that matches your requirements
 - It has SPI, but does it have everything else you need?
 - Availability? Software support?
- Implement your peripheral in software (ex. Scenix)
- Build your peripheral in an external ASIC or FPGA
- Use a SPI soft peripheral in your configurable processor

Design Techniques

Peripherals in Software

- 'C' language
- Assembly
- Instruction-set simulator
- Function library

Peripherals in Hardware

- Schematic capture
- VHDL/Verilog entry
- Digital logic simulator
- Soft macros available

Software

Hardware



Hardware Acceleration Example


- Calculate the instantaneous average of four 8-bit values

$$Z = \frac{(A + B + C + D)}{4}$$

- **Issues**
 - Concurrency (I/O, processing requirements)
 - Handling overflow (accumulator width)
 - Performance (processing time)


Two Solutions

- Processor Solution



More instances require additional time

- Logic Solution



More instances require additional logic

Comparing the Alternatives

Solution	Device Cost	Development Time/Cost	Issues	When to Use It
Processor Derivative	\$1 - \$15	Quick/ Low	Availability, software support, differentiation	Lowest cost, if your application fits
System-on-a-Chip	\$5 - \$50 + development cost	Long/ High	Acquiring cores, verification, NRE, vendor selection	Volume, complexity, performance justify it.
Fast Processor	\$5 - \$50	Moderate/ Low	Creating 'soft' peripherals	If it fits and it's fast enough, use it!
CPU + ASIC/FPGA	\$10 - \$100	Moderate/ Moderate	Multi-chip solution, inter-chip communication, debugging support, multiple CAE tools	For applications where a configurable processor does not yet exist.
Configurable Processor	\$8 - \$80	Moderate/ Moderate	New technology	Fast time to market, complete embedded system

Configurable Processor Technical Challenges

- **Communication between the processor and programmable logic functions**
- **Maintaining a standard development flow**
- **Debugging a system with both processor and programmable logic**


Communication between the Processor and Programmable Logic

- Distributing the data and address bus to the programmable logic
- Decoding/controlling bus transactions
- Multi-master bus support
- Register intimacy
- Debugging support

One Solution: CSI Bus Socket

(Configurable System Interconnect)


- Distributes address and data to CSL matrix



- Full access to data and address bus
- Dedicated address decoding
- Predictable, synchronous timing
- Forward compatible with future configurable processors
- Wait-state and breakpoint control
- Contention-free bussing


Decoding Bus Transactions

CSI Selector Style



Fast address decoding

- Any address range
- Access type
 - Code
 - Data
 - Exported Special Function Registers (SFR)
- Three modes
 - Selector
 - Chip Select
 - DMA Control Register
- Up to 200 selectors in a single device




Decode delay is constant
(less than 5 ns after clock)

Connecting the Two Development Worlds

Hardware Development


- Design and “soft” module libraries
- Passing register addresses to compiler/assembler
- Vendor place and route software
- Device programming support
- System-wide in-system debugging support




Software Development

- Compiler/assembler support
- Function libraries
- Instruction-set simulator
- System-wide in-system debugging support

Preserving Existing Tool Flow



System on a Chip Flow



Example System: FastChip Software

“Soft” Module Library

The screenshot displays the FastChip software interface for a target device TE520S32-40Q. The interface is divided into several sections:

- Triscend Library:** A tree view on the left containing categories like 8032 Peripheral, Imported, Peripherals, Logic Modules, Compare, Arithmetic, I/O, and Primitives.
- Dedicated Resources:** A grid of hardware components including Clocks, Timer_1, UART, Watchdog, DMA 0, Power, 8032 MCU, Timer_0, Timer_2, Interrupts, Sideband, DMA 1, MIU, and 8032 MCU.
- Configurable System Interconnect (CSI) Bus:** A central horizontal bar representing the system bus.
- Configurable System Logic:** A grid of logic modules such as 24BitCnt, CaptureMid, CounterCtrl, 7seg_A, CaptureLow, CaptureHi, SevenSegment, and 7seg_B.
- Programmable I/O Pins:** A grid of I/O components including DebugCounter, ReadSwitch, Display_A, Display_B, CaptureStrap, and CounterCl.
- Resources Used:** A status bar at the bottom showing usage statistics: CSI Selectors: 18/128 (14%), I/O Pins: 40/125 (32%), CSL Cells: 121/2048 (5%), and Performance: 40 MHz.

Dedicated Resources

“Soft” peripherals dragged into CSL matrix


Resources Used Indicators

Real-Time, In-System Debugging

- **Difficult in most ASIC or system-on-a-chip designs**
 - Must rely on simulation before completing design
- **Most debuggers only support the processor**
 - Monitor bus activity
 - Monitor processor registers
 - Break on event and single-step
- **Additional debugging desired for programmable logic functions**
 - Monitor the state of logic and flip-flops in “soft” peripherals
 - Monitor or force a breakpoint from programmable logic

Configurable Processor Debugging Capabilities

Access to all address mapped and other key processor resources



Commands from 3rd party debuggers translated to JTAG instructions

Breakpoint unit snoops the internal bus, providing complex runtime control features

Triscend E5

All sequential and combinatorial logic nodes have complete observability

Summary

- **Configurable Processors** offer benefits in embedded system design:
 - Faster time to market than ASIC/SOC designs
 - Higher performance compared to most processors
 - Higher product differentiation
- **Configurable processors** are a new class of single-chip programmable devices designed for embedded systems applications
 - Industry-standard processor
 - Dedicated, high-performance internal bus
 - Programmable logic, connected to internal bus
 - On-chip, high-density memory